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Abstract: The UML Prole for Modeling and Analysis of Real-Time and Embedded
(MARTE) systems has recently been adopted by the OMG. Its Time Model extends the
informal and simplistic Simple Time package proposed by UML2 and oers a broad range of
capabilities required to model real-time systems. The MARTE OMG specication introduces
a Time Structure inspired from Time models of the concurrency theory and proposes a new
clock constraint specication language (CCSL) to specify, within the context of UML, logical
and chronometric time constraints.
This report species the syntax and a formal semantics of a subset of CCSL, called kernel
CCSL. This semantics is to be the reference semantics of CCSL.
Key-words: CCSL, syntax, semantics, time constraints, UML
∗ Université de Nice Sophia Antipolis
Syntaxe et sémantique du langage de spécication des
contraintes d'horloges (CCSL)
Résumé : Le prol UML pour la Modélisation et l'Analyse des systèmes Temps Réel et
Embarqués (MARTE) a été récemment adopté par l'OMG. Son modèle de Temps étend le
modèle simpliste déni dans le paquetage Simple Time de la spécication UML2 et ore
des possibilités adaptées aux systèmes temps réel. La spécication OMG MARTE introduit
uns Structure de Temps (Time Structure) inspirée des modèles de temps de la théorie du
parallélisme et propose un langage de spécication de contraintes d'horloges appelé CCSL.
Ce langage permet de spécier dans le cadre d'UML, des contraintes aussi bien de temps
chronométrique que de temps logique.
Ce rapport dénit la syntaxe et la sémantique d'un sous-ensemble noyau de CCSL. La
sémantique donnée servira de référence.
Mots-clés : CCSL, syntaxe, sémantique, contraintes temporelles, UML
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1 Introduction
The Unied Modeling Language (UML) is a widely accepted language for system modeling
(structural and behavioral aspects). However, when time plays a central role in the sytem
behavior, UML is inadequate. Its model of time, called Simple Time, is too simple to address,
for instance, real-time system time requirements. In its Common Behavior chapter, the UML
specication [1] explicitly says that system modeling that demand advanced time concepts
will use a more sophisticated model of time provided by an appropriate prole. The UML
Prole for Modeling and Analysis of Real-Time and Embedded ' systems [2] (marte), is such
a prole.
marte introduces a rich model of time (Chapter 9: Time Modeling) that supports dense
and discrete time, chronometric and logical time, simple and multiple time references. In
marte, a Clock is a model element giving access to the model time structure. When using
the marte time model, severalinterdependent clocks are generally dened in a model.
Clock mutual dependence can be specied with a dedicated language, called Clock Constraint
Specication Language (ccsl). ccsl is dened in annex C3 of the UML specication. The
syntax of ccsl is non normative and its semantics is informal (English description).
This report denes a formal semantics for a subset of ccsl, called Kernel Clock Con-
straint Language (abbreviated as kccl). This semantics is to be the reference seman-
tics of ccsl. It is applied to execute timed UML models in software environment like
TimeSquare [3]. TimeSquare is a collection of plug-ins developped by the project team
AOSTE to apply the marte time model, to specify clock constraints and to analyze them1.
ccsl can also be used with non-UML models to specify constraints on event occurrences.
This report is organized as follows. Section 2 presents the meta-models: a simplied
version of the marte time model (Sec 2.1) and the kernel clock constraint language (Sec. 2.2).
Section 3 introduces the syntax of kccl. A concise symbolic notation, inspired by processus
algebra, is also proposed. A structural operational semantics of kccl is then dened in
Section 4. A kccl specication is transformed into a set of logical constraints. Section 5
describes how to solve these constraints with a BDD-based Boolean solver. Dierent policies
to select a solution from the many possible ones are then discussed. Finally, we conclude
with existing success applications of ccsl and its forthcoming developments.
2 Metamodels
2.1 Time Model
We have dened the Time Model part of the uml prole for Modeling and Analysis of
Real-Time and Embedded systems [2], (marte). Figure 1 shows a simplied version of the
marte Time meta-model augmented with dynamic features. For a detailed description the
reader is urged to refer to the marte specication.
1TimeSquare is available at http://www-sop.inria.fr/aoste/dev/time_square.
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2.1.1 Static view
The upper part of the gure represents the static model elements and their relationships. A
Time Domain consists of one or many clocks. Each clock clk owns an ordered set of instants
Iclk. One of these instants is distinguished as the current instant of the clock.
The instants of the clocks are a priori independent. However, in most applications
there exist dependence relationships between pairs of instants. Three instant relations have
been introduced in marte: coincidence (denoted ≡), precedence (denoted 4), and exclusion
(denoted #). A fourth relation, the strict precedence (denoted ≺), is derived from the others
(≺ , 4 \ ≡). These instant relations are more conveniently expressed by clock constraints,
which are the topic of this report. Thus, a time domain also owns a (usually not empty) set
of clock constraints.
2.1.2 Dynamic view
A time domain with its sets of clocks and clock constraints species a time system. A tem-
poral evolutioni.e., one execution of the time system or runis a kind of non-sequential
process [4] whose events are clock tickings. Thus, in a rst approximation, a temporal evo-
lution is a partially ordered set of instants. In fact, because of our coincidence relation, the
partial ordering is not on instants but on sets of coincident instants [5].
A conguration is a set of coexisting instants, i.e., a slice of the occurrence net [6] rep-
resenting a run. Of course, since the instants of a clock are strictly ordered, a conguration
cannot contain two instants of the same clock. When a clock ticks (the current instant of
the clock moves to the next instant of this clock), the conguration changes. Several clocks
can re2 simultaneously. A set of simultaneous clock rings is called a step. A particular
execution of a time system (run) is a partially ordered set of steps.
The issue is to compute runs that meet all the clock constraints imposed in the time
domain. This is done by a constraint solver applying a given policy.
Remark: The reader may wonder why considering the notion of simultaneous rings in-
tead of concurrent rings. Concurrency, such as dened in the General net Theory (C.A.
Petri), is a kind of independence relation (absence of causal ordering). In this theory, coin-
cidence is a very strong relation that relates two events occurring at one space-time point
(one place, one instant). Of course, two coincident events are not concurrent because they
are tighly dependent. In fact, the two events are a unique event. In our approach of time,
clock tickschanges in the current instant of a clockplay the role of events (or more pre-
cisely, event occurrences). The idea to dene a step as a set of concurrent clock rings is
not adequate because this precludes coincident clock rings. For us, coincidence is not the
unication of two instants: coincident instants keep their individuality, they are only forced
to occur jointly. This constraint is not necessarily a causal condition. Most of the time, it
is a mere design choice. That is the reason why we have adopted another adjective: simul-
taneous. A step (simultaneous clock rings) contains coincident rings that must be red
2another word to say that the clock ticks.
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1..* F
ConfigurationStep
TimeDomain
Instant
c 1..*
srcoutgoing
0..* 1
1incoming 0..* dst
TimeSystem
td1
TimeModel (static)
TimeModel (dynamic)
Policy
Clock
1..*
 { ordered }1
ClockConstraint
0..* cc
1..*
clocks
1..* clocks
1..*cset
0..*steps
Execution
run
1..*
{seq}
excs0..*
currentInstant
1
{ subsets }
Utilities
Solver
1
1
Figure 1: Static and Dynamic views of Time
altogether, and possible concurrent rings. Simultaneity is a central concept in synchronous
reactive modeling. Since covering the concept of instants of synchronous reactive models is
also part of the marte time model objectives, we have adopted the concept of simultaneous
rings.
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2.2 Clock constraints
left
1
1
right
synchronous
asynchronous
mixed
« enumeration »
ClockCstrKind
ClockConstraints
ClockConstraint
kind: ClockCstrKind
ClockRelation
ClockSpecification
ClockExpression
coperand
0..* { ordered }
ClockRef
1..*
1
rels
Clock
ref1
DataType
doperand0..*
Figure 2: Clock constraint meta-model
The clock constraints of a time domain are specied in ccsl (Clock Constraint Specication
Language). We have introduced this language in the marte specication. It is a non
normative specication, and its semantics has only been given in an informal way (English
specication). Beyond the marte specication, we have given a concrete syntax and a
formal semantics to ccsl. A kernel ccsl, called Kernel Clock Constraint Language (kccl)
has also been dened. Using the primitives provided by this kernel, complex constraints
can be elaborated. Another advantage of having a kernel is that it is sucient to dene the
semantics of the kernel primitives to give the semantics of any ccsl specication.
INRIA
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The abstract syntax of ccsl is given in Fig. 2. A clock constraint consists of at least
one clock relation. A clock relation relates two clock specications. A clock specication can
be either a simple reference to a clock or a clock expression. A clock expression refers to
one or more clock specications and possibly to additional operands. The attribute kind of
a clock relation indicates if the relation is based on the coincidence relation (synchronous),
the precedence relation (asynchronous), or a combination of both (mixed).
The meta-model in Fig. 2 is a simplied version. To describe the semantics of the clock
constraints, we needs a more detailed meta-model (Fig. 3).
left
1
1
right
subclocking
exclusion
coincidence
s_precedence
precedence
clockDefinition
« enumeration »
CRelKind
forcing
inhibition
waiting
s_sampling
sampling
preemption
concatenation
union
intersection
defer
sup
inf
« enumeration »
CEOpKind
synchronous
asynchronous
mixed
« enumeration »
ClockCstrKind
ClockConstraints
cond: Boolean[0..1]
ClockConstraint
/ kind: ClockCstrKind
rel: CRelKind
delta: Natural[0.1]=0
beta: Boolean[0..1]=true
ClockRelation
ClockSpecification
op: CEOpKind
/ kind: ClockCstrKind
beta: Boolean[0..1]
ClockExpression
coperand
0..* { ordered }
ClockRef
1..*
1
rels
tick()
name:String[1]
cnt:Natural[1]=0
isRecursive[1]:Boolean=false
isDead[1]:Boolean=false
Clock
ref1
1
0..1
bw
/ implicitClock
0..1
currentDef
1
BinaryWord
Natural
ns
0..*
{ ordered }n 0..1/ staticDef 0..1
Figure 3: More detailed (Kernel) Clock constraint meta-model
The names of the clock relations and the clock expressions used in kccl are dened
in the enumerations CRelKind and CEOpKind. The attribute kind of the ClockRelation is now
a derived attribute (see the derivation rules below). Attributes and operations have been
added to the meta-model classes. They have been introduced to make the semantic rules
easier. doperand has been redened as bw whose type is BinaryWord, n whose type is Natural,
and ns a sequence of natural numbers. The type BinaryWord is detailled in Annex A. For
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now, the reader has only to know that a binary word is a, possibly innite, sequence of bits
(0 or 1). Derived properties are also introduced along with associated OCL rules.
context ClockExpress ion
inv : i f s e l f . op = CEOpKind : : wa i t ing
then s e l f . n−>notEmpty ( )
else s e l f . n−>isEmpty ( )
endif
inv : i f s e l f . op = CEOpKind : : d e f e r
then s e l f . ns−>notEmpty ( )
else s e l f . ns−>isEmpty ( )
endif
inv : i f s e l f . op = CEOpKind : : d e f e r or
s e l f . op = CEOpKind : : s_sampling or
s e l f . op = CEOpKind : : sampling or
s e l f . op = CEOpKind : : sup or
s e l f . op = CEOpKind : : i n f
then s e l f . kind = ClockCstrKind : : mixed
else s e l f . kind = ClockCstrKind : : synchronous
endif
context ClockRelat ion
inv : s e l f . r e l = CRelKind : : c lockDef implies
s e l f . l e f t . oc l IsTypeOf ( ClockRef ) and
s e l f . r i g h t . ocl IsTypeOf ( ClockExpress ion ) and
s e l f . l e f t . s t a t i cDe f−>notEmpty ( ) and
s e l f . l e f t . currentDef−>notEmpty ( ) and
s e l f . l e f t . s t a t i cDe f = s e l f . r i g h t and
s e l f . r i g h t . imp l i c i tC l o ck = s e l f . l e f t
inv : i f s e l f . r e l = CRelKind : : s_precedence or
s e l f . r e l = CRelKind : : precedence
then s e l f . de l ta−>notEmpty ( )
else s e l f . de l ta−>isEmpty ( )
endif
inv : i f s e l f . r e l = CRelKind : : s_precedence or
s e l f . r e l = CRelKind : : e x c l u s i on
then s e l f . kind = ClockCstrKind : : asynchronous
else i f s e l f . r e l = CRelKind : : precedence
then s e l f . kind = mixed
else s e l f . kind = synchronous
endif
endif
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3 Syntax of the kernel CCSL
This section denes the syntax of the kernel clock constraint language on a set of clocks C
(denoted kccl C , or simply kccl when C is understood). With the primitive constructs
provided by the kernel, new constructs can be derived and proposed in libraries. For the
sake of conciseness, we use a symbolic notation for the kernel operators and constructs.
There also exists a concrete textual syntax given in Table 6. The reader should not focus on
this concrete syntax since ccsl specications are usually given interactively through dialog
boxes oered by TimeSquare.
3.1 Kernel relations and expressions
3.1.1 Notation
In what follows, grammatical rules are given in the BNF notation. ::= means is dened
by; | means or; non terminal symbols are written in a sans-serif font (e.g., CC, natural).
Terminal symbols are in red fonts
(
e.g., |, ⊂
)
.
Table 1: Constraints and relations
CC ::= (clock constraint)
CC | CR (parallel composition)
| CR
| CR if bool (conditional constraint)
CR ::= (clock relation)
CS rop CS
Continued on next page
Table 2: Relation operators
rop ::= (relation operator)
⊂ (subclocking)
| # (exclusion)
| = (coincidence)
Continued on next page
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| ≺ (s_precedence)
| 4 (precedence)
Table 3: Clock specications
CS ::= (clock specication)
clock (clock reference)
| CE
CE ::= (clock expression)
bool ? CE : CE (conditional expression)
| clock (clock reference)
| ! 1 (force)
| ! 0 (inhibit)
| CEˆnatural (await)
| CE D CE (s_sample)
| CE C CE (sample)
| CE  CE (upto)
| CE • CE (concat)
| CE + CE (union)
| CE ∗ CE (inter)
| CE(naturalSequence)  CE (defer)
| CE ∨ CE (sup)
| CE ∧ CE (inf)
The non terminal clock is an identier referencing a clock of C. bool stands for a Boolean
expression. natural is an integer expression evaluating to a non negative integer value.
naturalSequence is a sequence of natural.
Recursion The clock attribute isRecursive is a Boolean set to true for clock dened by a
relation of the form clock = CE • clock, where clock denotes the same clock on both sides
of the clock relation. In this case, the property staticDef is set to CE. The following OCL
constraint holds:
context Clock
inv : i f s e l f . i sRe cu r s i v e then
s e l f . s t a t i cDe f−>notEmpty ( ) and
s e l f = s e l f . s t a t i cDe f . imp l i c i tC l o ck
else
s e l f . s t a t i cDe f−>isEmpty ( )
INRIA
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endif
3.2 Simple kccl
The above syntax allows nested clock expressions. In order to make the specication of
the semantics of kccl easier, we propose now a simpler syntax forbidding nested clock
expressions. This entails no loss of generality because nested clock expressions are replaced
by clock denitions, one per clock expression. The new syntax in given in Tables 4 and
5. The non-terminals are similar to the ones used in the original syntax, prexed by an
`S', short for Simple. The clock relation clock denition is a simple clock relation which
associates a clock with a simple clock expression. Of course, C includes the newly introduced
clocks. Notice that in Simple kccl, a clock relation applies to two clock references instead
of two clock specications.
Table 4: Simple constraints and relations
SCC ::= (clock constraint)
SCC | SCR (parallel composition)
| SCR
| SCR if bool (conditional constraint)
SCR ::= (clock relation)
clock rop clock
| clock , SCE (clock denition)
Continued on next page
Table 5: Simple clock expressions
SCE ::= (simple clock expression)
bool ? clock : clock (conditional expression)
| clock (clock reference)
| ! 1 (force)
| ! 0 (inhibit)
| clockˆnatural (await)
| clock D clock (s_sample)
| clock C clock (sample)
| clock  clock (upto)
| clock • clock (concat)
Continued on next page
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| clock + clock (union)
| clock ∗ clock (inter)
| clock(naturalSequence)  clock (defer)
| clock ∨ clock (sup)
| clock ∧ clock (inf)
3.3 Transformation kccl to Simple kccl
This transformation is specied by conditional rewriting rules of two kinds: clock constraint
rewriting rules (denoted →), and clock specication rewriting rules (denoted ).
→ : CC→ Set(SCR) (1)
 : CS→ clock× Set(SCR) (2)
In both rules, Set(SCR) is the set of simple clock relations to be substituted to the left-
hand side term. In the second rule, the clock result is a reference to a clock. As shown in the
kernel clock constraint meta-model (Fig. 3), this clock is either a given clock (ref property of
a ClockRef) or an implicit clock, created during the transformation and attached to a clock
expression.
3.3.1 Clock relation transformations
cr  scrs
cr if β→ β ? scrs : ∅
( cond. rel. transf. ) (3)
In rule 3, the conditional operator is applied to sets: β ? scrs : ∅ is scrs (a set of simple
clock relations) if β = 1, and the empty set otherwise.
cs1  c1, cds1
cs2  c2, cds2
cs1 rop cs2 → {c1 rop c2} ∪ cds1 ∪ cds2
( rel. transf. ) (4)
cds1 (cds2, respectively) is a set of clock denitions generated while transforming clock
specication cs1 (cs2, respectively).
3.3.2 Clock expression transformations
c c, ∅ ( clock ref. transf. ) (5)
Rule 5 applies when the clock specication is a ClockRef (meta-model Fig. 3). In this
case, there is no actual change.
INRIA
Syntax and Semantics of CCSL 13
0-ary clock expression transformations:
! 1 c = new clock, {c , !1} ( clock forcing transf. ) (6)
! 0 c = new clock, {c , !0} ( clock inhib. transf. ) (7)
Unary clock expression transformation:
ce1  c1, cds1
ceˆn c = new clock, {c , c1ˆn} ∪ cds1
( await transf. ) (8)
Binary clock expression transformations:
ce1  c1, cds1
ce2  c2, cds2
ce1 eop2 ce2  c = new clock, {c , c1 eop2 c2} ∪ cds1 ∪ cds2
( bin. expr. transf. ) (9)
The binary clock expression operators eop2 are D, C,  , •, +, ∗,  , ∨, and ∧.
Conditional clock specication transformation:
cs1  c1, cds1
cs2  c2, cds2
β ? cs1 : cs2  c = new clock, {c , β ? c1 : c2} ∪ (β ? cds1 : cds2)
(10)
(cond. spec. transf.)
3.4 Example of transformation
Let (a + b)  c = d be a kccl specication consisting of one clock relation only. Given
clocks are a, b, c, and d. Rule 4 applies and demands the transformation of the two clock
specications (a + b)  c and d. Now, rule 9 applied to (a + b)  c creates a clock c1, and
requires transformations of clock expressions a + b on the one hand, and c on the other
hand.
The transformation of a + b can be written as:
a a, ∅
b b, ∅
a + b c2 = new clock,
{
c2 , a + b
} (11)
RR n° 6925
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The transformation of c is trivial:
c c, ∅ (12)
From Eqs. 11 and 12, we can complete the transformation of (a + b)  c:
a + b c2,
{
c2 , a + b
}
c c, ∅
a + b c1,
{
c1 , c2  c
}
∪
{
c2 , a + b
} (13)
The transformation of the right-hand side of the relation is also trivial:
d d, ∅ (14)
Taking account of Eq. 13 and Eq. 14, the result of the transformation of the initial relation
is: {
c1 = d
}
∪
{
c1 , c2  c, c2 , a + b
}
Hence, the equivalent simple kccl specication is
c2 , a + b
∣∣∣∣ c1 , c2  c ∣∣∣∣ c1 = d
3.5 Summary
Table 6 gathers the elements of simple kccl syntax along with their textual forms. In this
table c is a clock reference (either a given clock or an implicit clock generated during the
transformation).
Table 6: Syntax of the Simple Kernel Clock Constraint Language
Ref. Textual syntax Notation Comments
Relations
R1 c1 isSubClockOf c2 c1 ⊂ c2
R2 c1 # c2 c1 # c2
R3 c1 = c2 c1 = c2
R4 c1 strictly precedes c2 c1 ≺ c2
R5 c1 precedes c2 c1 4 c2
Continued on next page
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Ref. Textual syntax Notation Comments
R6 c clockDef e c , e Internal use (for simple kccl)
R7 r if b r if b r:relation, b: Boolean
Expressions
E1 force ! 1
E2 inhibit ! 0
E3 await n c cˆn n: natural number, n > 0
E4 c1 strictly sampled c2 c1 D c2
E5 c1 sampled c2 c1 C c2
E6 c1 upto c2 c1  c2
E7 c1 followedBy c2 c1 • c2
E8 c1 clockUnion c2 c1 + c2
E9 c1 clockInter c2 c1 ∗ c2
E10 c1 deferred c2 for ns c1(ns)  c2 ns: sequence of non-0 natural numbers
E11 c1 lub c2 c1 ∨ c2
E12 c1 glb c2 c1 ∧ c2
E13 if b then c1 else c2 b ? c1 : c2 b: Boolean
4 Semantics
The suggestion of representing temporal evolutions as non-sequential processes (Section 2.1)
is not eective: they are innite structures and they hide choices (conicts). Instead, we pro-
pose to give kccl an operational structural semantics that allows the eective construction
of temporal evolutions. Note that we consider only clocks with a discrete set of instants.
4.1 Clock Model
A Clock Model M = 〈C,S〉 consists of a nite set of discrete clocks C, constrained by a
kcclC specication S. A clock model is a TimeDomain of the TimeModel (Fig 1), whose
constraints are specied in ccsl.
A clock model is static, the next subsection deals with the dynamics of this model.
4.2 Time System
A Time System T S = 〈C,S〉 , χ0 consists of a Clock ModelM = 〈C,S〉, along with an initial
conguration χ0.
A conguration χ of T S is a tuple of natural numbers χ : C → N, where for any clock
c ∈ C, χ(c) is the current instant of clock c. The initial conguration χ0 is such that
(∀c ∈ C)χ0(c) = 0.
A run r of T S is a, generally innite, sequence of steps: r = F1.F2. · · · .Fn. · · · , where
Fk ⊂ C for all k.
RR n° 6925
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F ⊂ C is reable in 〈C,S〉 at χ, if the ring of every clock in F satises the clock constraint
S at χ. This is denoted by 〈C,S〉 , χ F−→. The ring of F leads to a new conguration χ′ and
possibly new clock constraints S ′, denoted as shown in Eq. 15.
〈C,S〉 , χ F−→ 〈C,S ′〉 , χ′ (15)
In the new conguration, the current index of every red clocks is incremented by 1 (Eq. 16).
χ′(c) =
{
χ(c) + 1 if c ∈ F ,
χ(c) otherwise.
(16)
The change in S is explained later.
A run r can be rewritten as〈
C,S0
〉
, χ0
F1−→
〈
C,S1
〉
, χ1
F2−→ · · ·
〈
C,Sn−1
〉
, χn−1
Fn−−→ 〈C,Sn〉 , χn · · · (17)
where S0 = S
The semantics of a clock constraint S expressed in kcclC is given as a Boolean expression
on C , a set of Boolean variables in bijection with C.
letπ : C → C bijection, and J K : kcclC → BC (18)
J K is dened by structural rewriting rules. For convenience, we denote π(c) by c, for all c
in C. c = 1 means that c is reable in 〈C,S〉 at χ. More generally,
(∀f : C → {0, 1}) 〈C,S〉 , χ |f |−−→⇔ JSK (f) = 1 (19)
In Eq. 19, f is a valuation of C , JSK (f) = 1 says that JSK evaluates to 1 for the valuation
f , and |f | , {c ∈ C | f(π(c)) = 1}. The symbol , means is dened by.
The next two subsections detail structural transformations from kcclC to Boolean ex-
pressions on C (i.e., BC ). In Boolean expressions, we use operators ⇒ (implication), =
(equality), # (exclusion), and ite( , , ) (if . . . then . . . else . . . ) such that for any Boolean
expression t1, t2, t3:
t1 ⇒ t2 ⇔ ¬t1 ∧ t2
t1 = t2 ⇔ (t1 ∧ t2) ∨ (¬t1 ∧ ¬t2)
t1 # t2 ⇔ ¬t1 ∨ ¬t2
ite(t1, t2, t3)⇔ (t1 ∧ t2) ∨ (¬t1 ∧ t3)
A rst rule is given right now. This rule expresses the composition of clock relations:
the parallel composition of clock relations is the conjunction of the associated Boolean
expressions.
JSCR1 | SCR2K = JSCR1K ∧ JSCR2K ( paral ) (20)
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4.3 Clock relations
4.3.1 Conditional clock relation
A Clock relation can be dened conditionally to some Boolean β. When β is false, JSCR if βK
is true, whatever the clock relation. Else, we have to compute the Boolean expression
associated with the clock relation.
JSCR if βK = (β⇒ JSCRK) ( rcond ) (21)
4.3.2 Index-independent clock relations
Sub-clocking c1 is a subclock of c2 (or c2 is a superclock of c1) means that each instant of
c1 must be coincident with an instant of c2. In logical words this says that c1 ticks only if
c2 ticks, hence the logical implication.
q
c1 ⊂ c2
y
= (c1 ⇒ c2) ( subclock ) (22)
Recall that c = bc(c) = JcK.
Clock exclusion Two clocks c1 and c2 can be declared exclusive, that is, none of their instants
are coincident, or equivalently, it is forbidden that both c1 and c2 tick at a conguration.
This is expressed by the Boolean expression c1 # c2 equivalent to ¬(c1 ∧ c2) and ¬c1 ∨¬c2.
r
c1 # c2
z
= (c1 # c2) ( excl ) (23)
Clock equality This is a special case of subclocking, when there is a bijection between the
sets of instants of the two clocks. The Boolean expression states that c1 ticks if and only if
c2 ticks.
q
c1 = c2
y
= (c1 = c2) ( coinc ) (24)
Clock denition As explained in subsection 3.2, this clock relation operator is for internal
use. The left-hand side clock ticks whenever the right-hand side clock expression ticks.
s
c , SCE
{
= (c = JSCEK) ( clockDenition ) (25)
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4.3.3 Index-dependent clock relations
The next two clock relations depend on the current instant of the concerned clocks. More
precisely they depend on the dierence of indexes between the two clocks. Let δ , χ(c1)−
χ(c2). δ is the optional attribute delta of ClockRelation introduced in the clock constraint
metamodel (Fig 3).
Clock strict precedence c1 ≺ c2 is read c1 strictly precedes c2. This means that for any
χ in a run of the Time System, χ(c1) ≥ χ(c2). This formulation is less intuitive than the
following: for any natural number k, the kth instant of c1 strictly precedes the k
th instant of
c2. This precedence between instants explains that this relation is also read as c1 is strictly
faster than c2. According to this denition, c1, which is the faster of the two clocks, is never
constrained. As for c2, it is constrained only when its index becomes equal to the index of
c1. Under such a circonstance, c2 must not tick.
β , (δ = 0)
q
c1 ≺ c2
y
= (β⇒ ¬c2)
( sprec ) (26)
Another consequence of this rule is that the following invariant property holds:
Invariant: δ > 0
Clock non-strict precedence The non-strict precedence relation is similar to the previous one.
The sole dierence is in the possibility for c2 to tick when δ = 0, provided that c1 also ticks.
Hence the Boolean expression involving two implications.
β , (δ = 0)r
c1 4 c2
z
=
(
β⇒ (c2 ⇒ c1)
) ( prec ) (27)
The invariant property on δ still holds:
Invariant: δ > 0
4.4 Clock expressions
During a run, clock expressions may change. So, we introduce conditional rewriting rules
for clock expressions. A rewriting is expressed as SCE → SCE′ where SCE′ replaces SCE
after a ring which meets the condition. As shown in Fig. 3, Sec. 2.2, an expression may
own a binary word bw. In this case, the rewriting rule takes the form SCE, w → SCE′, w′
where binary words are written if needed.
A simple clock expression has an associated implicit clock (Fig. 3). In the rules below, c
stands for the clock associated with the current clock expression.
0 and 1 are two predened clocks. The former never ticks, the latter always ticks.
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4.4.1 Conditional clock expression
A conditional clock expression denes a clock that behaves either as a clock c1 or as another
clock c2 according to the value taken by the Boolean β.
Jβ ? c1 : c2K = ite(β, c1, c2) ( econd ) (28)
4.4.2 Terminating clock expressions
Terminating clock expressions dene nite clocks (i.e., clocks that eventually die). These
clock expressions are used to build more complex clock expressions, especially through the
clock concatenation.
Forcing The forcing expression forces a tick at the current step, then dies.
J!1K = 1 ( force ) (29)
!1→ 0 ( RWforce ) (30)
Inhibition The inhibition expression forbids a tick at the current step, then dies.
J!0K = 0 ( inhib ) (31)
!0→ 0 ( RWinhib ) (32)
Awaiting The awaiting clock expression c1ˆn ticks in coincidence with the next nth strictly
future tick of c1, and then dies.
β , (n = 1)
Jc1ˆnK = (β ∧ c1)
( await ) (33)
c1 ∈ F
c1ˆ1→ 0
( RWawait1 ) (34)
c1 ∈ F n > 1
c1ˆn→ c1ˆ(n− 1)
( RWawait2 ) (35)
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Strict sampling Sampling clock expressions involve two clocks. The rst is considered as a
trigger and the second as a time base. The sampling expression ticks in coincidence with
the tick of the base clock immediately following a tick of the trigger clock, and then dies.
There exist two versions of the sampling: either the strict one (the coincident tick of the
base clock is strictly after the trigger tick) or the non-strict one (the coincident tick of the
base clock may be coincident with the trigger tick when this one is coincident with a base
clock tick).
Jc1 D c2K = 0 ( ssampl ) (36)
c1 ∈ F
c1 D c2 → c2ˆ1
( RWssampl1 ) (37)
c1 6∈ F
c1 D c2 → c1 C c2
( RWssampl2 ) (38)
Non strict sampling
Jc1 C c2K = (c1 ∧ c2) ( sampl ) (39)
c1 ∈ F c2 ∈ F
c1 C c2 →0
( RWsampl1 ) (40)
c1 ∈ F c2 6∈ F
c1 C c2 → c1ˆ1
( RWsampl2 ) (41)
Preemption The premption expression c1  c2 behaves like c1 while c2 does not tick. When
c2 ticks, the expression dies.
Jc1  c2K = (c1 ∧ ¬c2) ( upto ) (42)
c2 ∈ F
c1  c2 →0
( RWupto ) (43)
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4.4.3 Non-terminating index-independent clock expressions
These clock expressions contrast with the terminating ones: they don't have explicit death.
Among them, many are index-independent (i.e., the rules do not refer to χ). The rst three
are special cases.
Clock reference This clock expression only states that a clock expression degenerated to a
single clock behaves like this clock.
JcK = c ( ref ) (44)
1 ticks at each step.
J1K = 1 ( always ) (45)
0 never ticks.
J0K = 0 ( never ) (46)
Clock concatenation The concatenation clock expression c1 • c2 behaves like c1 up to the
death of c1. When c1 dies, the expression behaves like c2. The concatenation may induce
recursive denitions.
Jc1 • c2K = c1 ( concat ) (47)
c 6= c2
c1 →0
c1 • c2 → c2
( RWconcat ) (48)
c1 →0
c1 • c→ c.staticDef • c
( RWrecur ) (49)
Clock union The union clock expression c1 + c2 ticks whenever c1 or c2 ticks.
Jc1 + c2K = (c1 ∨ c2) ( union ) (50)
Clock intersection The intersection clock expression c1 ∗ c2 ticks whenever both c1 and c2
tick.
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Jc1 ∗ c2K = (c1 ∧ c2) ( inter ) (51)
Clock delay The delay clock expression c1(ns) c2 is a rather complex expression involving
two clocks (c1, c2) and a sequence of natural numbers (ns). c1 is a trigger, c2 a base clock.
At each tick of c1 the head of ns is dequeued and encoded in a binary word associated with
the expression (bw, introduced in Fig. 3). This binary word is a kind of diary that contains
the future rendez-vous with c2 ticks. For instance, when c1 ticks and the head of ns is 5,
then the expression is expected to tick in coincidence with the next 5th tick of c2. Note that
rendez-vous are not necessarily taken in a monotonic increasing order.
β , (bw = 1.w)
Jc1(ns) c2K = (β ∧ c2)
( defer ) (52)
c1 6∈ F c2 ∈ F b ∈ {0, 1}
c1(ns) c2, b.w → c1(ns) c2, w
( RWdefer1 ) (53)
c1 ∈ F c2 6∈ F h ∈ N?
c1(h.s) c2, w → c1(s) c2, w + (0h−1.1)
( RWdefer2 ) (54)
c1 ∈ F c2 ∈ F b ∈ {0, 1} h ∈ N?
c1(h.s) c2, b.w → c1(s) c2, w + (0h−1.1)
( RWdefer3 ) (55)
4.4.4 Non-terminating index-dependent clock expressions
The last two clock expressions depend on χ, or more precisely on the dierence of indexes
between two clocks.
The fastest of slower clocks The sup clock expression c1 ∨ c2 denes a clock that is slower
than both c1 and c2 and whose k
th tick is coincident with the later of the kth tick of c1 and
c2.
β1 , (χ(c1) = χ(c))
β2 , (χ(c2) = χ(c))
Jc1 ∨ c2K =
(
(β1 ⇒ c1) ∧ (β2 ⇒ c2)
) ( sup ) (56)
Invariant: χ(c) = min{χ(c1), χ(c2)} and β1 ∨ β2 = 1
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The slowest of faster clocks This expression is the dual of the previous one. The inf clock
expression c1 ∧ c2 denes a clock that is faster than both c1 and c2 and whose kth tick is
coincident with the earlier of the kth tick of c1 and c2.
β1 , (χ(c) = χ(c1))
β2 , (χ(c) = χ(c2))
Jc1 ∧ c2K =
(
(β1 ⇒ c1) ∨ (β2 ⇒ c2)
) ( inf ) (57)
Invariant: χ(c) = max{χ(c1), χ(c2)} and β1 ∨ β2 = 1
5 Eective computation of Steps
In the previous section, a kcclC specication S has been transformed into a Boolean expres-
sion JSK. Now, we explain how to determine a set of clocks F to re for a given conguration
χ.
We proceed in steps:
1. (implicit) construction of the logically correct solutions of JSK. This is performed by
a BDD-based solver;
2. choose one of these solutions according to the adopted policy;
3. eectively re the clocks in F and update the state accordingly.
Step 1 is deterministic but usually yields several solutions. Step 2 makes a selection that
can be non-deterministic. Step 3 applies the rewriting rules of the semantics, so that the
clock sytem moves to a new state.
To illustrate this process, we consider a simple case, used as a running example.
5.1 Logical solutions
5.1.1 Example
Given C = {a, b, c, d, e, f}, we consider the following Boolean expression
JSK = (d⇒ b)|(b⇒ a)|(c = e)|(c⇒ a)|(b#c) (58)
So, JSK = (¬d ∨ b) ∧ (¬b ∨ a) ∧
(
(c ∧ e) ∨ (¬c ∧ ¬e)
)
∧ (¬c ∨ a) ∧ (¬b ∨ ¬c). Note that f
is not eectively used in JSK.
5.1.2 Set of solutions
Let V the kernel of the Boolean expression JSK dened in Eq. 59
V , {v : C → {0, 1}| JSK (v) = 1} (59)
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Example : taking the variable ordering a, b, c, d, e, f
V = {110−0−, 10101−, −0000−} using don't care values, or explicitly V = {110000, 110001,
110100, 110101, 101010, 101011, 000000, 000001, 100000, 100001}
5.1.3 Auxiliary sets
With any valuation v ∈ V , we associate a subset |v| of Csubset of reable clocks at χsuch
that
|v| , {c ∈ C | v(π(c)) = 1} where π : C → C is bijective (60)
Example : for v = 110001, |v| = {a, b, f}.
The set of reable subsets of clocks at χ is F dened in Eq. 61.
F , {|v| | v ∈ V } (61)
Example : F =
{
{a, b}, {a, b, f}, {a, b, d}, {a, b, d, f}, {a, c, e}, {a, c, e, f}, ∅, {f}, {a}, {a, f}
}
.
We also introduce the set of reable subsets of clocks including a given clock:
Fc ,
{
F ∈ F | c ∈ F
}
for c ∈ C (62)
Example : Fb =
{
{a, b}, {a, b, f}, {a, b, d}, {a, b, d, f}
}
.
5.2 Subsets of clocks
5.2.1 Sets of enabled/disabled clocks
Given a time system 〈C,S〉 at χ, the subset of disabled clocks D ⊆ C, and the subset of
enabled clocks E ⊆ C at χ are such that
D = {c ∈ C | Fc = ∅} (63)
E = C \D (64)
Example : D = ∅; E = {a, b, c, d, e, f}
5.2.2 Required clocks
Given a clock c ∈ C, a clock c′ is said to be required for c in 〈C,S〉 at χ if for any solution,
c in the solution implies c′ in the same solution. c requires c′ at χ is denoted c→χ c′
(c→χ c′)⇔
(
Fc ⊆ Fc
′
)
(65)
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Example : b →χ a because Fb = {110000, 110001, 110100, 110101}; Fa = {110000,
110001, 110100, 110101, 101010, 101011, 100000, 100001}, hence Fb ⊂ Fa. Other cases:
d→χ b, c→χ a, d→χ a, e→χ a, c→χ e, e→χ c.
5.2.3 Set of red clocks
All the clocks in E are not necessarily simultaneously reable. For instance b and c are in
E, but there is no valuation v such that v(b) = v(c) = 1 (no wonder since b and c have been
specied exclusive).
This raises the issue of choosing a consistent subset F of E. By consistent we mean:
1. F contains only simultaneously reable clocks;
2. if c is in F then all its required clocks are also in F .
In mathematical terms:
F is a consistent set i F ∈ F ∧ (∀c′ ∈ E)
(c ∈ F ) ∧ (c→χ c′)⇒ (c′ ∈ F )
This consistency criterium makes room for possibly many solutions. Several policies are
predened:
minimal: Fmin is consistent and minimal: ∀F ′ ∈ F , F ′ ⊆ Fmin ⇒ F ′ = Fmin.
maximal: Fmax is consistent and maximal: ∀F ′ ∈ F , Fmax ⊆ F ′ ⇒ F ′ = Fmax.
randomCausal: choose any c in E, and then build F that contains c, all its required clocks,
and no other clocks (Given c ∈ E, F = {c} ∪ {c′ ∈ E | c→χ c′}).
The last policy is called randomCausal because one enabled clock c is selected at random,
and then other enabled clocks are added if they are causally linked to c (i.e., involved with
c in Boolean expressions like c ⇒ c′ or c = c′, for some c′). A dierent random policy is
proposed later.
Example : possible reable sets are
minimal {a} or {f}.
maximal {a, b, d, f} or {a, c, e, f}.
randomCausal for
a: F = {a}
b: F = {a, b}
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c: F = {a, c, e}
d: F = {a, b, d}
e: F = {a, c, e}
f : F = {f}.
Note that the minimal and maximal solutions are not necessarily unique.
5.3 Solver implementation
We use a BDD-based solver (see Annex B for a short introduction to BDDs). Let S be the
BDD that represents JSK.
5.3.1 Computation of the sets of enabled/disabled clocks
For any c ∈ C, Fc = ∅ means that c never appears in any solution v in its positive form
(i.e., where v(c) = 1). In terms of BDD this is expressed as the cofactor of c in S is 0,
where 0 is the void BDD. Remind that the cofactor of c in S (denoted Sc) is obtained by
substituting 1 for each occurrence of c in S.
(∀c ∈ C)c ∈ D ⇔ Sc = 0 (66)
Algorithm 1 computes the sets D and E:
Algorithm 1 Computation of E and D: ComputeSets(S)
Require: S is a BDD
Ensure: E is the set of enabled clocks and D the set of disabled clocks.
D ← ∅
E ← ∅
for all c ∈ C do
if Sc = 0 then
D ← D ∪ {c}
else
E ← E ∪ {c}
end if
end for
return D,E
Example : No cofactor is 0, therefore D is empty and E = {a, b, c, d, e, f}.
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5.3.2 Computation of required clocks
Given a clock c, as explained above, the cofactor Sc represents the set Fc. c required c′
at χ implies that for any solution v in Fc, v(c′) = 1, or equivalently, there is no v in Fc
where v(c′) = 0. In terms of BDD, this property can be stated as Sc ∧ ¬c′ = 0. Hence,
algorithm 2.
Algorithm 2 Computation of the required set of c at χ: ComputeReq(c, E, S)
Require: c is a clock, E the set of enabled clocks, S is the BDD
Ensure: The result is the required set of c at χ.
R← {c}
for all c′ ∈ E do
if c 6= c′ then
if Sc ∧ ¬c′ = 0 then
R← R ∪ {c′}
end if
end if
end for
return R
Example : ComputeReq(e,E,S) returns {e, a, c}.
5.3.3 Computation of a random reable subset of clocks
Choosing a random subset of reable clocks is just taking a random solution in F . This
can be done by a traversal of the BDD S and making a random choice between the 0-edge
and the 1-edge, when both are possible.
Algorithm RandomSat (Alg. 3) is an adaptation of the AnySat function provided by BDD
packages. The terminal nodes of the ROBDD are written in bold fonts (0 and 1), while
the bit values 0, 1 are written in normal font. Toss() is a function returning true or false
equiprobably. The idea is to nd a path from the top of the ROBDD to the terminal 1.
The reader should note that it is impossible for u.high and u.low to be both equal to 0
in a (non 0) ROBDD. This traversal algorithm is linear in the depth of the RBDD (O(|C|)).
Example : Let × stand for the don't care bit value (0 or 1). Assume the variable ordering
is a < b < c < d < e < f . RandomSat(S) sets v to one of the following solutions: (110×0×),
(10101×), (10000×), (00000×).
Algorithm ComputeRandom (Alg. 4) returns a reable subset of C. S = 0 is the trivial
case when no clocks are reable.
This algorithm based on RandomSat(), which is linear in the depth of S, is far less
expansive than Algorithm ComputeReq (Alg. 2). RandomSat(S) lets some variables free
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Algorithm 3 Variant of the BDD's AnySat: RandomSat(u)
Require: u an internal node of a ROBDD and u 6= 0 { Recursive function modifying the
global array v }
if u = 1 then
return {Terminal node 1 reached}
else
if u.high = 0 then
v(u.var)← 0
RandomSat(u.low)
else
if u.low = 0 then
v(u.var)← 1
RandomSat(u.high)
else {both successors are possible}
if Toss() then
v(u.var)← 1
RandomSat(u.high)
else
v(u.var)← 0
RandomSat(u.low)
end if
end if
end if
end if
Algorithm 4 Computation of a random reable set at χ: ComputeRandom(S)
Require: S the ROBDD
Ensure: The result is the random reable set at χ.
R← ∅
if S 6= 0 then
v ∈ {0, 1,×}n ← ×n {× stands for the don't care truth value}
RandomSat(S) {side-eect: modies v}
for all c ∈ C do
Let c′ = π(c)
if
(
v(c′) = 1
)
or
((
v(c′) = ×
)
and Toss()
)
then
R← R ∪ {c}
end if
end for
end if
return R
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Figure 4: ROBDD and a possible traversal
(don't care value). These variables are then arbitrarily set to either 0 or 1. A variant taking
the substitution by 0 systematically, would not be adequate because it could discard causal
solutions. For instance, changing (110×0×), (10101×), (10000×), (00000×) respectively to
(110000), (101010), (100000), (000000), never res {a, b, d}, a solution which reects the
constraints d⇒ b and b⇒ a. Even worse, f is never red.
RandomSat is more general and less complex than ComputeReq, but it does not restrict
solutions to causally dependent clock rings. It is up to the user to choose the most appro-
priate algorithm.
Example : Figure 4 is the ROBDD for the example. The variable ordering is a < b <
c < d < e < f . Note that there is no node labeled f because f is not constrained in
the specication. A traversal of the ROBDD has been shaded on the picture. For this
path, RandomSat() has set v to (110×0×), and ComputeRandom() has chosen the ring set
F1 = {a, b, f}. F2 = {a, b}, F3 = {a, b, d}, F2 = {a, b, d, f} might have been chosen as well.
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Note that the left-most path in Figure 4 yields v = (00000×), so that the ring set can
be empty. This may be useful to model stuttering. If this kind of behavior is unwanted, a
solution consists in imposing that for each step, one clock at least res. This can be done by
adding a Boolean expression that is disjunction of all the Boolean variables: S← S∧
∨
c∈C c.
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6 Conclusion
This report has described the syntax and the semantics of a kernel CCSL. The underlying
formal models are the Clock Model and the Time System. The Clock ModelM is a structure
that consists of a nite set of discrete clocks C and a clock constraint specication S written
in ccsl (or more precisely in a subset of ccsl: kccl). The Time System consists of a Clock
model and a current conguration χ, which indicates the index of the current instant of each
clock. A Time System changes its state by ring clocks. A set of red clocks is named a
step. The dynamics of a Time model is represented by runs, which are sequences of steps.
Of course, all rings must respect the clock constraints S. A structural transformation of
the kccl specications into a semantically equivalent Boolean expression has been given
and illustrated on a simple example. This transformation is fully deterministic. Using a
BDD-based Boolean solver, a set of reable clocks is computed. Generally, this solution is
not unique. Various policies are available to select one solution.
Clock constraints rely on three basic relations between pairs of instants: precedence ≺,
exclusion #, and coincidence ≡. The rst two are classical in models such as Petri nets.
They express asynchronous dependency. The third relation departs from usual concurrency
models and it corresponds to synchronous dependency, a concept borrowed from synchronous
reactive models. A clock constraint imposes (innitely) many instant relations. The parallel
composition of clock constraints, interpreted as a conjunction of constraints, allows the
specication of complex time constraints. This has been illustrated in several papers under
dierent aspects:
 Time model in the uml prole marte . This model has been dened to support
both chronometric time and logical time. ccsl has been introduced in Annex C3
of the marte specication. The paper entitled Modeling Time(s) [5], presented at
MoDELS'07, describes these two forms of time and introduced the concept of clock
constraints.
 Modeling of time constraints with application to the automotive domain. Logical
time is suitable for modeling complex synchronization among events. This has been
illustrated on a knock detection and control system [7]. Another paper analyzes the
end-to-end timing constraints in an ABS system [8].
 Relation with other formal models A paper [9] presented at ISORC'09, compares
the ccsl approach to (Time) Petri nets and the synchronous language Signal.
 Improving the semantics of models. Standards, like AADL, have a semantics
generally given in natural languages. This may give rise to ambiguity or even worse to
inconsistency. ccsl has been used as a pivot language to make the semantics of the
AADL communications more formal [10,11].
 ccsl and formal verication. ccsl specications, which rely on a formal semantics,
are amenable to formal analysis. This has been illustrated on the formal verication
of an Esterel program [12] (LCTES'09).
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Even though ccsl appears to be very expressive, the version presented in this report is a
too crude version to be easily extensible by the users. An ongoing research focuses attention
on a parameterized version, oering possibilities to dene new clock expressions and clock
constraints as reusable modules in libraries. Last but not least, ccsl is supported by a
software environment called TimeSquare, which can be downloaded on the project WEB site
(http://www.inria.fr/sophia/aoste/dev/time_square).
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A Binary Words
A.1 Finite/innite binary words
Denition A.1 (Set of bit values). B = {0, 1}.
Denition A.2 (Finite binary word). A nite binary word is a word of (0 + 1)∗.
Denition A.3 (Innite binary word). An innite binary word is a word of (0 + 1)ω.
Denition A.4 (Periodic binary word). A periodic binary word is an innite binary word
dened by the following grammar:
w ::= u (v)ω
u ::= ε | 0 | 1 | 0 • u | 1 • u
v ::= 0 | 1 | 0 • v | 1 • v
u is called the prex of w, v is the period of w, and (v)ω = limn vn denotes the innite
repetition of v. ε is the empty binary word. In order to avoid confusion between parentheses
denoting periodic binary words and usual parentheses, the former are colored red. The
associated ω symbol is also red.
For convenience, we adopt a power notion for repeated bits:
bn = b • bn−1 (b ∈ B, n ∈ N?) (67)
b0 , ε (68)
A periodic binary word with an empty prex is called a strictly periodic binary word
(w = (v)ω).
A periodic binary word has innitely many representations:
Let b ∈ B, u, v ∈ B∗, u • b (v • b)ω = u (b • v)ω (69)
Notation A.1 (Length of a binary word). |w| denotes the length of the binary word w.
Notation A.2. |w|b denotes the number of bits set to b ∈ B in the binary word w.
Notation A.3. w [k] denotes the kth bit of the binary word w.
Notation A.4. w[k..l] denotes the (sub) binary word from w starting at the kth bit upto the
lth bit included.
Notation A.5. w[k..] denotes the (sub) binary word from w starting at the kth bit. Possibly
innite.
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A.2 Operations on binary words
Denition A.5 (Number of 1 upto k). w ↓ k denotes the number of 1 upto the kth bit
included in the binary word w.
w ↓ k , |w[1..k]|1
Let k ∈ N?, b ∈ B, w a binary word
w ↓ 0 , 0 (70)
b • w ↓ k = b+ (w ↓ (k − 1)) (71)
Denition A.6 (Index of the kth one). w ↑ k denotes the index of the kth one in the binary
word w.
w ↑ k , j ∈ N? such that w[j] = 1 ∧ (w ↓ j = k)
Let k ∈ N?, w a binary word
w ↑ 0 , 0 (72)
w ↑ k , ω if |w|1 < k (73)
(1 • w) ↑ k = 1 + w ↑ (k − 1) (74)
(0 • w) ↑ k = 1 + w ↑ k (75)
Denition A.7 (Binary word composition). For any two binary words w1 and w2, the
binary word composition (◦ operator) is dened as follows:
(0 • w1) ◦ w2 = 0 • (w1 ◦ w2)
(1 • w1) ◦ (b • w2) = b • (w1 ◦ w2) (for b ∈ B)
(0 • w1) ◦ ε = 0 • (w1 ◦ ε)
(1 • w1) ◦ ε = ε
ε ◦ w2 = ε
Properties:
|w1 ◦ w2| = min{|w1| , w1 ↑ (|w2| + 1)− 1} (76)
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Denition A.8 (Binary word union). For any two binary words w1 and w2, the binary
word addition (+ operator) is dened as follows:
(b1 • w1) + (b2 • w2) = (b1 or b2) • (w1 + w2)
ε + w = w
w + ε = w
ε + ε = ε
B Binary Decision Diagram
Denition B.1 (BDD). A Binary Decision Diagram (BDD) is a rooted, directed acyclic
graph with
 one or more terminal nodes of out-degree 0 labeled 0 or 1, and
 a set of internal nodes u of out-degree 2. The successors of u are u.low and u.high.
The Boolean variable u.var is associated with u.
Denition B.2 (OBDD). An Ordered BDD (OBDD) is a BDD such that on all paths the
variables respect a given linear order x1 < x2 < · · · < xn.
Denition B.3 (ROBDD). A Reduced OBDD (ROBDD) is an OBDD such that
 (uniqueness) no two distinct nodes u and v have the same variable name and low-
and high-successor, i.e.,
(u.var = v.var) ∧ (u.low = v.low) ∧ (u.high = v.high)⇒ u = v
 (non-redundant tests) no internal node has identical low- and high-successor, i.e.,
u.low 6= u.high
A ROBDD can represent any Boolean function. Each node u denes a Boolean expression
tu such that
t0 = 0
t1 = 1
tu = if u then tu.high else tu.low
Given a variable ordering x1 < x2 < · · · < xn, with each node u of the ROBDD, we asso-
ciate the function f that maps (b1, b2, · · · , bn) ∈ Bn to the truth value of tu[b1/x1, b2/x2, · · · , xn/bn].
Theorem B.1 (Canonicity of ROBDD). For any function f : Bn → B there is exactly one
ROBDD u with variable ordering x1 < x2 < · · · < xn such that fu = f(x1, · · · , xn).
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